Datasheet | April 16, 2021

JESD204B Clock Generator: AD9528 Datasheet

Source: Analog Devices

The AD9528 is a two-stage PLL with an integrated JESD204B SYSREF generator for multiple device synchronization. The AD9528 can also be used as a dual input flexible buffer to distribute 14 device clock and/or SYSREF signals. For more information on this product, download the available datasheet.

access the Datasheet!

Get unlimited access to:
Trend and Thought Leadership Articles
Case Studies & White Papers
Extensive Product Database
Members-Only Premium Content
Welcome Back! Please Log In to Continue. X

Enter your credentials below to log in. Not yet a member of Wireless Design Online? Subscribe today.

Subscribe to Wireless Design Online X

Please enter your email address and create a password to access the full content, Or log in to your account to continue.

or

Subscribe to Wireless Design Online

Please tell us more about you so that we can customize our newsletters to your specific interests: