Application Note

Clocking Wideband GSPS JESD204B ADCs

By Ian Beavers and Matt Felmlee

appnote

As high speed signal acquisition applications using multiple analog-to-digital converters (ADCs) increase in complexity, each converter’s complementary clock solution will dictate the dynamic range and capacity of the system’s potential. With the increase in sample rate and input bandwidth of emerging giga sample per second (GSPS) ADCs, the capability and performance of the system’s distributed sample clock becomes critical. System solutions that target high frequency measurements, such as electrical measurement instrumentation and multi-converter array applications, will need leading edge clocking solutions. To read the full paper, download the available application note.

VIEW THE APPLICATION NOTE!
Signing up provides unlimited access to:
Signing up provides unlimited access to:
  • Trend and Leadership Articles
  • Case Studies
  • Extensive Product Database
  • Premium Content
HELLO. PLEASE LOG IN. X

Not yet a member of Wireless Design Online? Register today.

ACCOUNT SIGN UP X
Please fill in your account details
Login Information
I'm interested in newsletter subscriptions.
ACCOUNT SIGN UP

Subscriptions

Sign up for the newsletter that brings you the industry's latest news, technologies, trends and products.

You might also want to: