White Paper
|
By Benjamin Annino,
Analog Devices
The excellent phase noise exhibited in ADI’s latest generation of high speed DACs enables size, weight, power/performance, and cost benefits in next-generation low phase noise, fast hopping agile RF/microwave synthesizers. To meet the most demanding phase noise system requirements, the suggested fixed clock implementation is a DRO locked using an analog PLL.
|